View M5M5V416BTP_289746.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
DESCRIPTION
The M5M5V416B is a f amily of low v oltage 4-Mbit static RAMs organized as 262,144-words by 16-bit, f abricated by Mitsubishi's high-perf ormance 0.25m CMOS technology . The M5M5V416B is suitable f or memory applications where a simple interf acing , battery operating and battery backup are the important design objectiv es. M5M5V416BTP,RT are packaged in a 44-pin 400mil thin small outline package. M5M5V416BTP (normal lead bend ty pe package) , M5M5V416BRT (rev erse lead bend ty pe package) , both ty pes are v ery easy t o design a printed circuit board. From the point of operating temperature, the f amily is div ided into three v ersions; "Standard", "W-v ersion", and "I-v ersion". Those are summarized in the part name table below. Version, Operating temperature Part name
M5M5V416BTP , RT -70L M5M5V416BTP , RT -85L
PRELIMINARY
FEATURES
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
Single +2.7~+3.6V power supply Small stand-by current: 0.3A(3V,ty p.) No clocks, No ref resh Data retention supply v oltage=2.0V to 3.6V All inputs and outputs are TTL compatible. Easy memory expansion by S1, S2, BC1 and BC2 Common Data I/O Three-state outputs: OR-tie capability OE prev ents data contention in the I/O bus Process technology : 0.25m CMOS Package: 44 pin 400mil TSOP (II) Stand-by c urrent Icc(PD), Vcc=3.0V Activ e current Icc1 85C (3.0V, ty p.) ---
Power Supply
Access time
ty pical * 25C --40C ---
max.
70ns 85ns 100ns 70ns 85ns 100ns 70ns 85ns 100ns 70ns 85ns 100ns 70ns 85ns 100ns 70ns 85ns 100ns
Ratings (max.) 25C 40C 70C ----20A
Standard
0 ~ +70C
M5M5V416BTP , RT -10L M5M5V416BTP , RT -70H M5M5V416BTP , RT -85H M5M5V416BTP , RT -10H M5M5V416BTP , RT -70LW M5M5V416BTP , RT -85LW
2.7 ~ 3.6V
2.7 ~ 3.6V 2.7 ~ 3.6V
0.3A 1A
1A
3A
10A
---
---
---
---
---
20A 40A 40mA (10MHz) 5mA (1MHz)
W-v ersion
-20 ~ +85C
M5M5V416BTP , RT -10LW M5M5V416BTP , RT -70HW M5M5V416BTP , RT -85HW M5M5V416BTP , RT -10HW M5M5V416BTP , RT -70LI M5M5V416BTP , RT -85LI
2.7 ~ 3.6V
0.3A 1A -----
1A ---
3A ---
10A 20A 20A 40A
I-v ersion M5M5V416BTP , -40 ~ +85C M5M5V416BTP ,
2.7 ~ 3.6V
RT -10LI RT -70HI
M5M5V416BTP , RT -85HI M5M5V416BTP , RT -10HI
2.7 ~ 3.6V
0.3A 1A
1A
3A
10A 20A
PIN CONFIGURATION
A4 A3 A2 A1 A0 S1 DQ1 DQ2 DQ3 DQ4 Vcc GND DQ5 DQ6 DQ7 DQ8 WE A15 A14 A13 A12 A16
* "ty pical" parameter is sampled, not 100% tested.
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
A5 A6 A7 OE BC2 BC1 DQ16 DQ15 DQ14 DQ13 GND Vcc DQ12 DQ11 DQ10 DQ9 S2 A8 A9 A10 A11 A17 A5 A6 A7 OE BC2 BC1 DQ16 DQ15 DQ14 DQ13 GND Vcc DQ12 DQ11 DQ10 DQ9 S2 A8 A9 A10 A11 A17
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
A4 A3 A2 A1 A0 S1 DQ1 DQ2 DQ3 DQ4 Vcc GND DQ5 DQ6 DQ7 DQ8 WE A15 A14 A13 A12 A16
Pin A0 ~ A17 S1 S2 W OE BC1 BC2 Vcc GND
Function Address input Chip select input 1 Chip select input 2 Write control input Output enable input Lower By te (DQ1 ~ 8) Upper By te (DQ9 ~ 16) Power supply Ground supply
DQ1 ~ DQ16 Data input / output
44P3W-H
44P3W-J
Outline: 44P3W-H/J NC: No Connection
MITSUBISHI ELECTRIC
1
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
FUNCTION
The M5M5V416BTP,RT are organized as 262,144-words by 16-bit. These dev ices operate on a single +2.7~3.6V power supply , and are directly TTL compatible to both input and output. Its f ully static circuit needs no clocks and no ref resh, and makes it usef ul. The operation mode are determined by a combination of the dev ice control inputs BC1 , BC2 , S1, S2 , W and OE. Each mode is summarized in the f unction table. A write operation is executed whenev er the low lev el W ov erlaps with the low lev el BC1 and/or BC2 and the low lev el S1 and the high lev el S2. The address(A0~A17) must be set up bef ore the write cy cle and must be stable during the entire cycle. A read operation is executed by s etting W at a high lev el and OE at a low lev el while BC1 and/or BC2 and S1 and S2 are in an activ e state(S1=L,S2=H). When setting BC1 at the high lev el and other pins are in an activ e stage , upper-by t e are in a selectable mode in which both reading and writing are enabled, and lower-by t e are in a non-selectable mode. And when setting BC2 at a high lev el and other pins are in an activ e stage, lowerby t e are in a selectable mode and upper-by te are in a non-selectable mode. When setting BC1 and BC2 at a high lev el or S1 at a high lev el or S2 at a low lev el, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by BC1, BC2 and S1, S2. The power supply c urrent is reduced as low as 0.3A(25C, ty pical), and the memory data can be held at +2V power supply , enabling battery back-up operation during power f ailure or power-down operation in the non-selected mode.
FUNCTION TABLE
S1 H L H X L L L L L L L L L S2 BC1 BC2 W OE X XX LX LX X XX HX X XX XH H XX HL H LX HL H HL HL H HH HH L L X HH L HL HH L HH HL L LX HL L HL HL L HH Mode
Non selection Non selection Non selection Non selection
DQ1~8
DQ9~16
Write Read Write Read Write Read
BLOCK DIAGRAM
A0 A1 MEMORY ARRAY 262144 WORDS x 16 BITS A16 A17 S1 S2 BC1 BC2 W
CLOCK GENERATOR
High-Z High-Z High-Z High-Z Din Dout High-Z High-Z High-Z High-Z Din Dout High-Z
High-Z High-Z High-Z High-Z High-Z High-Z High-Z Din Dout High-Z Din Dout High-Z
Icc Standby Standby Standby Standby Activ e Activ e Activ e Activ e Activ e Activ e Activ e Activ e Activ e
DQ 1
DQ 8
-
DQ 9
DQ 16
Vcc
GND OE
MITSUBISHI ELECTRIC
2
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Supply v oltage Input v oltage Output v oltage Power dissipation Operating temperature Storage temperature Conditions With respect to GND With respect to GND With respect to GND Ta=25C Standard W-v ersion I-v ersion (-L, -H) (-LW, -HW) (-LI, -HI) Ratings Units
Vcc VI VO Pd Ta T stg
-0.5* ~ +4.6 -0.5* ~ Vcc + 0.5 0 ~ Vcc 700 0 ~ +70 - 20 ~ +85 - 40 ~ +85 - 65 ~ +150
V mW
C C
* -3.0V in case of AC (Pulse width < 30ns) =
DC ELECTRICAL CHARACTERISTICS
Symbol
( Vcc=2.7 ~ 3.6V, unless otherwise noted) Conditions Limits Min Ty p Max Vcc+0.3V Units
Parameter High-lev el input v oltage Low-lev el input v oltage
High-level output voltage 1 High-level output voltage 2
VIH VIL VOH1 VOH2 VOL II IO Icc1 Icc2
Low-lev el output v oltage Input leakage current Output leakage current Activ e supply c urrent ( AC,MOS lev el ) Activ e supply c urrent ( AC,TTL lev el )
IOH= -0.5mA IOH= -0.05mA IOL=2mA VI =0 ~ Vcc
BC1 and BC2=VIH or S1=VIH or S2=VIH or OE=VIH, VI/O=0 ~ Vcc < BC1 and BC2< 0.2V, S1= 0.2V, S2 Vcc-0.2V = > other inputs < 0.2V or = Vcc-0.2V = Output - open (duty 100%)
2.2 -0.3 * 2.4
Vcc-0.5V
0.6 V 0.4 1 1 50 10 50 10 48 24 24 12 3.6 1.2 1.2 1.2 0.5 mA
A
f = 10MHz f = 1MHz f = 10MHz f = 1MHz +70 ~ +85C +70C +70 ~ +85C +40 ~ +70C +25 ~ +40C 0 ~ +25C - 20 ~ +25C - 40 ~ +25C
BC1 and BC2=VIL , S=V IL ,S2=V IH other pins =V IH or VIL Output - open (duty 100%) <1>
> S1 = Vcc - 0.2V,
-
40 5 40 5 1 0.3 0.3 0.3 -
mA
-LW, -LI -L, -LW, -LI -HW, -HI -H, -HW, -HI -H -HW -HI
other inputs = 0 ~ Vcc <2>
Icc3
Stand by s upply current ( AC,MOS lev el )
S2 <3>
0.2V,
other inputs = 0 ~ Vcc
> BC1 and BC2 = Vcc - 0.2V > S1 < 0.2V, S2 = Vcc - 0.2V = Other inputs=0~Vcc
A
Icc4
Stand by s upply current ( AC,TTL lev el )
BC1 and BC2=VIH or S1=VIH or S2=VIL Other inputs= 0 ~ Vcc
Note 1: Direction for current flowing into IC is indicated as positive (no mark) Note 2: Typical value is for Vcc=3.0V and Ta=25C
* -3.0V in case of AC (Pulse width < 30ns) =
CAPACITANCE
Symbol Parameter Input capacitance Output capacitance Conditions
(Vcc=2.7 ~ 3.6V, unless otherwise noted) Limits Ty p Units
Min
Max
CI CO
VI=GND, VI=25mVrms, f =1MHz VO=GND,VO=25mVrms, f =1MHz
10 10
pF
MITSUBISHI ELECTRIC
3
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
AC ELECTRICAL CHARACTERISTICS (1) TEST CONDITIONS
Supply v oltage
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
(Vcc=2.7 ~ 3.6V, unless otherwise noted)
2.7V~3.6V Input pulse VIH=2.4V,VIL=0.4V Input rise time and f all time 5ns
Ref erence lev el
1TTL DQ CL
Including scope and jig capacitance
VOH=VOL=1.5V
Transition is measured 500mV f rom steady state voltage.(f or ten,t dis)
Output loads
Fig.1,CL=30pF CL=5pF (for ten,tdis)
Limits
Fig.1 Output load
(2) READ CYCLE
Symbol tCR Parameter Read cy cle time Address access time Chip select 1 access time Chip select 2 access time By te control 1 access time By te control 2 access time Output enable access time Output disable time af t er S1 high Output disable time af t er S2 low Output disable time af t er BC1 high Output disable time af t er BC2 high Output disable time af t er OE high Output enable time af ter S1 low Output enable time af ter S2 high Output enable time af ter BC1 low Output enable time af ter BC2 low Output enable time af ter OE low Data v alid time after address
70L,70H,70LW 70HW,70LI,70HI 85L,85H,85LW 85HW,85LI,85HI 10L,10H,10LW 10HW,10LI,10HI
Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
Min 70
Max 70 70 70 70 70 35 25 25 25 25 25
Min 85
Max 85 85 85 85 85 45 30 30 30 30 30
Min 100
Max 100 100 100 100 100 50 35 35 35 35 35
ta(A) ta(S1) ta(S2) ta(BC1) ta(BC2) ta(OE) tdis (S1) tdis (S2) tdis (BC1) tdis (BC2) tdis (OE) ten(S1) ten(S2) ten(BC1) ten(BC2) ten(OE) tV(A)
10 10 10 10 10
10 10 10 10 5 10
10 10 10 10 5 10
(3) WRITE CYCLE
Limits Symbol Parameter Write cy cle time Write pulse width Address setup time Address setup time with respect to W By te control 1 setup time By te control 2 setup time Chip select 1 setup time Chip select 2 setup time Data setup time Data hold time Write recov ery time Output disable time f rom W low Output disable time f rom OE high Output enable time f rom W high Output enable time f rom OE low
70L,70H,70LW 85L,85H,85LW 70HW,70LI,70HI 85HW,85LI,85HI 10L,10H,10LW 10HW,10LI,10HI
Units ns ns ns ns ns ns ns ns ns ns ns
tCW tw(W) tsu(A) tsu(A-WH) tsu(BC1) tsu(BC2) tsu(S1) tsu(S2) tsu(D) th(D) trec(W) tdis (W) tdis (OE) ten(W) ten(OE)
Min 70 55 0 65 65 65 65 65 35 0 0
Max
Min 85 60 0 70 70 70 70 70 35 0 0
Max
Min 100 75 0 85 85 85 85 85 40 0 0
Max
25 25 5 5 5 5
30 30 5 5
35 35
ns ns ns ns
MITSUBISHI ELECTRIC
4
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
(4)TIMING DIAGRAMS Read cycle
A0~17
tCR ta(A) ta(BC1)
or
tv (A)
ta(BC2)
(Note3)
BC1,BC2
(Note3)
tdis (BC1) or tdis (BC1) ta(S1)
S1
(Note3)
tdis (S1) ta(S2)
(Note3)
S2
(Note3)
tdis (S2) ta (OE)
(Note3)
OE
(Note3) W = "H" lev el
ten (OE) ten (BC1) ten (BC2) ten (S1) ten (S2) tCW
tdis (OE)
(Note3)
DQ1~16
VALID DATA
Write cycle ( W control mode )
A0~17
tsu (BC1) or tsu(BC2) BC1,BC2
(Note3) (Note3)
S1
(Note3)
tsu (S1)
(Note3)
S2
(Note3)
tsu (S2)
(Note3)
OE tsu (A) W tdis(OE) DQ1~16
tsu (A-WH) tw (W) tdis (W)
trec (W) ten(OE) ten (W)
DATA IN STABLE
tsu (D)
th (D)
MITSUBISHI ELECTRIC
5
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
Write cycle (BC control mode)
A0~17 tsu (A) BC1,BC2 S1
(Note3)
tCW
tsu (BC1) or tsu (BC2)
trec (W)
(Note3)
S2
(Note3) (Note5) (Note4) (Note3) (Note3)
W
tsu (D)
DATA IN STABLE
th (D)
(Note3)
DQ1~16
Note 3: Hatching indicates the state is "don't care". Note 4: A Write occurs during S1 low, S2 high ov erlaps BC1 and/or BC2 low and W low. Note 5: When the f alling edge of W is simultaneously or prior to the f alling edge of BC1 and/or BC2 or the f alling edge of S1 or rising edge of S2, the outputs are maintained in the high impedance state. Note 6: Don't apply inv erted phase signal externally when DQ pin is in output mode.
MITSUBISHI ELECTRIC
6
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
Write cycle (S1 control mode)
A0~17
tCW
BC1,BC2
(Note3)
tsu (A)
tsu (S1)
trec (W)
(Note3)
S1
S2
(Note3) (Note5) (Note3)
W
(Note3)
(Note4)
tsu (D)
DATA IN STABLE
th (D)
(Note3)
DQ1~16
Write cycle (S2 control mode)
A0~17
tCW
BC1,BC2
(Note3)
tsu (A)
tsu (S2)
trec (W)
(Note3)
S1
S2
(Note3) (Note5) (Note3)
W
(Note3)
(Note4)
tsu (D)
DATA IN STABLE
th (D)
(Note3)
DQ1~16
MITSUBISHI ELECTRIC
7
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
POWER DOWN CHARACTERISTICS (1) ELECTRICAL CHARACTERISTICS
Symbol Vcc Parameter Limits Test conditions Min Ty p Max Units V V V
(PD) Power down supply voltage Byte control input BC1 & BC2
VI (BC) VI (S1) VI (S2)
Chip select input S1 Chip select input S2
Vcc=3.0V 1) BC1 and BC2 > Vcc-0.2V = S1 < 0.2V or S2 > Vcc-0.2V = = other inputs=0~3V 2) S1 >Vcc - 0.2V = other inputs=0~3V 3) S2 0.2V other inputs=0~3V
2.0 2.0 2.0
-LW, -LI -L, -LW, -LI -HW, -HI -H, -HW, -HI -H -HW -HI +70 ~ +85C +70C +70 ~ +85C +40 ~ +70C +25 ~ +40C 0 ~ +25C -20 ~ +25C -40 ~ +25C
Icc
(PD)
Power down supply c urrent
-
1 0.3 0.3 0.3
0.2 40 20 20 10 3 1 1 1
V
A A A A A A A A
(2) TIMING REQUIREMENTS
Symbol Parameter Power down set up time Power down recov ery t ime Test conditions Min
Typical value is for Ta=25C
Limits Ty p Max
Units ns ms
tsu (PD) trec (PD)
0 5
(3) TIMING DIAGRAM
BC control mode Vcc tsu (PD) BC1 BC2 S1 control mode Vcc tsu (PD) 2.2V S1 S2 control mode Vcc S2 0.2V tsu (PD) 2.7V S2 0.2V 2.7V trec (PD) 0.2V S1 > Vcc - 0.2V = 2.7V 2.7V trec (PD) 2.2V 2.2V BC1 , BC2 > Vcc - 0.2V = 2.7V 2.7V trec (PD) 2.2V
MITSUBISHI ELECTRIC
8
revision-P04, ' 98.12.16
MITSUBISHI LSIs
M5M5V416BTP,RT
PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
Revision History Revision No. P01 P02 P03 P04
History The first edition Pin#28: NC --> S2 Font problem fixed 70ns version added
Date '98 . 07 . 07 '98 . 07 . 14 '98 . 08 . 27 '98 . 12 . 16
Remark Preliminary Preliminary Preliminary Preliminary
MITSUBISHI ELECTRIC
9
44P3W-H
Plastic 44pin 400mil TSOP(II) Weight(g) 0.47 e b2
23
EIAJ Package Code TSOPII44-P-400-0.80 Scale: 3/1
JEDEC Code
Lead Material Alloy 42
44
F Recommended Mount Pad Symbol
1 22
A
G A3
D
A A1 A2 b c D E e HE L L1 Lp
A3
e b xM
y
z Z1 x y A
2
A1 Detail F ME l2 b2
Z1
z
Detail G
Dimension in Millimeters Max Nom Min 1.2 0.05 0.125 0.2 1.0 0.45 0.3 0.35 0.125 0.175 0.105 18.31 18.51 18.41 10.06 10.26 10.16 0.8 11.56 11.96 11.76 0.4 0.5 0.6 0.8 0.45 0.75 0.6 0.25 0.805 0.955 0.16 0.1 10 0 10.36 0.9 0.5
44P3W-J
Weight(g) 0.47 e b2
22
Plastic 44pin 400mil TSOP(II) Lead Material Alloy 42
EIAJ Package Code TSOPII44-P-400-0.80 Scale: 3/1
JEDEC Code
1
F Recommended Mount Pad Symbol
44
23
A
G A3
D
A A1 A2 b c D E e HE L L1 Lp
A3
e b xM
y
z Z1 x y A2 Detail F A1 ME l2 b2
Z1
z
Detail G
Dimension in Millimeters Max Nom Min 1.2 0.05 0.125 0.2 1.0 0.3 0.35 0.45 0.105 0.125 0.175 18.31 18.51 18.41 10.06 10.26 10.16 0.8 11.56 11.96 11.76 0.6 0.4 0.5 0.8 0.45 0.6 0.75 0.25 0.805 0.955 0.16 0.1 0 10 10.36 0.9 0.5

▲Up To Search▲

Price & Availability of M5M5V416BTP

	To Download M5M5V416BTP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .